All Case Studies

Industrial Protocols. Bench Measurement

Measured on Our Bench

Measuring Latency, Jitter and Packet Loss on an EtherCAT Bus

19.2 µs average round trip · jitter ≤ 1 µs · 0% packet loss

TI Sitara AM572x IDK · TI-RTOS · Acontis EC-Master v3.2 · TMS320F28388D

19.2 µsAverage Round Trip
≤ 1 µsJitter
0%Packet Loss
25.5 µsTotal incl. Software
BenchTI Sitara AM572x IDK · TI-RTOS
MeasuredData latency, jitter, packet loss, 100 Mb/s link
Scope1–2 slaves · 32 B – 1024 B · 1–10 kHz
Result19.2 µs average · ≤ 1 µs jitter · no loss

01Problem

Why EtherCAT? Where Standard Ethernet Falls Short

Getting axes on a machine to move together requires data to travel out and back in the same amount of time, every cycle. Standard Ethernet does not guarantee that by construction: a packet enters a switch queue, waits on the OS scheduler, and its arrival time moves with load. EtherCAT removes both sources of uncertainty, a single frame traverses the whole bus, each slave processes its own data in hardware as the frame passes through, and there is no switch in the path. We built the bus and measured how well that holds up in practice.

  • 01On standard Ethernet, arrival time depends on switch queueing and OS scheduling, there is no guaranteed per-cycle budget
  • 02When a queue overflows, packets drop; retransmission spikes latency and the control loop misses a cycle
  • 03Protocols that send a separate packet per device grow cycle time linearly with device count
  • 04The TCP/IP stack is heavier than cyclic process data needs, header overhead and copying lengthen the critical path
  • 05Proprietary fieldbus hardware solves determinism but ties you to a vendor ecosystem and raises cost

02Bench Setup

Master deviceTI Sitara AM572x IDK (PRU-ICSS)
Master OSTI-RTOS. Processor SDK RTOS AM572x 06.03.02.08
Master stackAcontis EC-Master v3.2 (Class B)
Slave deviceTI Delfino TMS320F28388D (entegre ESC)
Slave stackBeckhoff SSC v5.13
Link speed100 Mb/s full duplex
ToolchainCode Composer Studio v12.8.1 · Blackhawk XDS560v2
Host machineWindows 10/11 veya Ubuntu 22.04.5

03Measurement Results

One cycle on the bus

The master puts a frame on the bus; each slave reads and writes its own data “on the fly” as the frame passes through. The frame returns to the master from the end of the line. What we measure is the time from the start of transmission to the last byte coming back.

MASTERAM572xS1F28388DS2F28388DROUND TRIP AVG19.2 µsINCL. SOFTWARE25.5 µsJITTER1 µsPACKET LOSS%0

Compared to standard Ethernet

MetricStandard EthernetEtherCAT (our measurement)
JitterNot guaranteed, varies with switch queueing and OS scheduling1 µs maximum
Packet lossPackets drop on queue overflow; retransmission spikes latency0% across our measurements
Data latency / cycle timeVariable under load; can reach the millisecond range19.2 µs average, flat from 1 kHz to 10 kHz

The EtherCAT column is measured on our own bench. The Ethernet column is not our measurement, it describes the structural behaviour of a standard switched Ethernet/TCP-IP stack and is given for reference.

Effect of payload size on latency

1 slave · 10 kHz · bidirectional payload size

Average transferTotal (incl. software)Min – max32 B, Min 17.4 µs · Average 18.0 µs · Max 27.7 µs · Total 24.3 µs32 B18.064 B, Min 18.5 µs · Average 19.2 µs · Max 29.1 µs · Total 25.5 µs64 B19.2128 B, Min 20.4 µs · Average 21.2 µs · Max 32.1 µs · Total 27.3 µs128 B21.2512 B, Min 33.2 µs · Average 34.1 µs · Max 43.4 µs · Total 40.3 µs512 B34.11024 B, Min 49.6 µs · Average 50.6 µs · Max 62.0 µs · Total 56.8 µs1024 B *50.6010203040506070microseconds (µs)

Payload size is the dominant factor. Most of the time is spent transmitting on the wire; a Gb/s interface instead of 100 Mb/s pulls this down directly.

Measurement table
PayloadMinAverageMaxTotalBandwidth
32 B17.4018.0027.7024.305.798 Mb/s
64 B18.5019.2029.1025.508.230 Mb/s
128 B20.4021.2032.1027.3013.122 Mb/s
512 B33.2034.1043.4040.3042.419 Mb/s
1024 B *49.6050.6062.0056.8054.321 Mb/s

* Bidirectional payload exceeds a single EtherCAT frame, so it is split across two frames. Values are for one of the two frames, and the cycle frequency was lowered for stable transport (1024 B → 6.6 kHz, 2×512 B → 5 kHz).

Effect of slave count on latency

2 slaves · 10 kHz · bidirectional payload per slave

Average transferTotal (incl. software)Min – max2 × 32 B, Min 18.5 µs · Average 19.3 µs · Max 33.3 µs · Total 25.5 µs2 × 32 B19.32 × 64 B, Min 20.4 µs · Average 21.2 µs · Max 35.1 µs · Total 27.4 µs2 × 64 B21.22 × 128 B, Min 24.5 µs · Average 25.5 µs · Max 40.0 µs · Total 31.8 µs2 × 128 B25.52 × 512 B, Min 49.5 µs · Average 50.5 µs · Max 64.3 µs · Total 56.7 µs2 × 512 B *50.5010203040506070microseconds (µs)

At equal total payload the second slave adds only 0.1 µs to the average (2 × 32 B: 19.3 µs vs 1 × 64 B: 19.2 µs), below the ~1 µs per slave that Acontis quotes.

Measurement table
PayloadMinAverageMaxTotalBandwidth
2 × 32 B18.5019.3033.3025.508.230 Mb/s
2 × 64 B20.4021.2035.1027.4013.122 Mb/s
2 × 128 B24.5025.5040.0031.8022.888 Mb/s
2 × 512 B *49.5050.5064.3056.7040.740 Mb/s

* Bidirectional payload exceeds a single EtherCAT frame, so it is split across two frames. Values are for one of the two frames, and the cycle frequency was lowered for stable transport (1024 B → 6.6 kHz, 2×512 B → 5 kHz).

Effect of cycle frequency on latency

1 slave · 64 B bidirectional

01020301 kHz · 1000 µs, Average 19.7 µs · Total 26.1 µs19.71 kHz1000 µs2 kHz · 500 µs, Average 19.4 µs · Total 25.7 µs19.42 kHz500 µs5 kHz · 200 µs, Average 19.2 µs · Total 25.5 µs19.25 kHz200 µs10 kHz · 100 µs, Average 19.2 µs · Total 25.5 µs19.210 kHz100 µsmicroseconds (µs)

From 1 kHz to 10 kHz the average latency moves from 19.7 µs to 19.2 µs, flat in practice. Running a faster cycle does not cost latency.

Measurement table
Frequency / cycleMinAverageMaxTotalBandwidth
1 kHz · 1000 µs19.1019.7028.5026.100.823 Mb/s
2 kHz · 500 µs18.6019.4029.3025.701.646 Mb/s
5 kHz · 200 µs18.5019.2028.7025.504.115 Mb/s
10 kHz · 100 µs18.5019.2030.9025.508.230 Mb/s

04What These Numbers Mean

The bus we measured delivers a predictable per-cycle budget on standard Ethernet hardware: data travels out and back in 19.2 µs on average over a 100 Mb/s link, and 25.5 µs is what the application actually sees once master software time is included. What matters is less the size of these numbers than how little they move, for a control engineer, being the same every cycle is worth as much as being small.

  • 01Raising the cycle from 1 kHz to 10 kHz does not cost latency, a faster control loop is free here
  • 02A second slave adds 0.1 µs to the average; cycle time does not balloon linearly as the bus grows
  • 03Payload size is the dominant factor, trimming the PDO map buys time directly
  • 04Replacing the 100 Mb/s link with a Gb/s interface pulls transmission time down directly; the slave ESC on this bench is capped at 100 Mb/s
  • 05Standard Ethernet PHY instead of proprietary fieldbus silicon, supply flexibility and BOM cost preserved

To evaluate your Industrial Protocols. Bench Measurement needs on your own platform, schedule an embedded architecture audit or scope your platform class with the system requirements calculator.

Methodology and Scope

  • Measurements were taken on the master device; values describe the frame that traverses the entire bus
  • Latency is the time from the start of transmission to the last byte returning. The “Total” column adds the average master software execution time on top
  • Jitter (slave synchronization error) is at most 1 µs; this is not the same as the min–max span in the latency tables
  • The master stack is EC-Master v3.2 Class B and does not use distributed clocks (DC), which is why we publish no DC synchronization figure
  • No packet loss was observed in nearly all tests. The exception is where bidirectional payload exceeds a single EtherCAT frame; lowering the frequency restores stable transport
  • The standard Ethernet comparison is not our measurement; it describes the protocol's structural behaviour and is labelled as such in the table
  • Results are not final, they vary with the board, the application code and the bus layout

Facing cycle-time or synchronization problems on your bus?

Free technical assessment, let's review the latency and determinism challenges in your system together.

Performance data was measured on our own bench, in the setup documented above. Test conditions and the raw tables are published on this page; the methodology document is available on request.